Cost-effective generation of single-digit nano-lithographic features could be the way by which novel nanoelectronic devices, as single electron transistors combined with sophisticated CMOS integrated circuits, can be obtained. The capabilities of Field-Emission Scanning Probe Lithography (FE-SPL) and reactive ion etching (RIE) at cryogenic temperature open up a route to overcome the fundamental size limitations in nanofabrication. FE-SPL employs Fowler-Nordheim electron emission from the tip of a scanning probe in ambient conditions. The energy of the emitted electrons (<100 eV) is close to the lithographically relevant chemical excitations of the resist, thus strongly reducing proximity effects. The use of active, i.e. self-sensing and self-actuated, cantilevers as probes for FE-SPL leads to several promising performance benefits. These Invited Paper include: (1) Closed-loop lithography including pre-imaging, overlay alignment, exposure, and post-imaging for feature inspection; (2) Sub-5-nm lithographic resolution with sub-nm line edge roughness; (3) High overlay alignment accuracy; (4) Relatively low costs of ownership, since no vacuum is needed, and ease-of-use. Thus, FE-SPL is a promising tool for rapid nanoscale prototyping and fabrication of high resolution nanoimprint lithography templates. To demonstrate its capabilities we applied FE-SPL and RIE to fabricate single electron transistors (SET) targeted to operate at room temperature. Electrical characterization of these SET confirmed that the smallest functional structures had a diameter of only 1.8 nanometers. Devices at single digit nano-dimensions contain only a few dopant atoms and thus, these might be used to store and process quantum information by employing the states of individual atoms.
Field-Emission Scanning Probe Lithography with self-actuating and self-sensing cantilevers for devices with single digit nanometer dimensions

INTRODUCTION
Fabrication of devices with single digit nanometer dimensions requires high resolution, reproducible lithography, high precision positioning of patterns with respect to predefined structures, high fidelity pattern transfer to preserve the nano-sized features and metrology for the nanometer scale. These issues can be addressed by using Field-Emission Scanning Probe Lithography (FE-SPL) with self-actuating and self-sensing cantilevers combined with cryogenic reactive ion etching (cRIE) 1 . FE-SPL, on the one hand, provides pattern generation with nanometer precision, pattern overlay alignment, critical dimension (CD) measurement and inspection (imaging). On the other hand, cRIE enables highly anisotropic transfer of single-digit nanometer sized patterns written in thin resist layers (~10nm) into silicon. With respect to achieved resolution, throughput, overlay alignment accuracy, defect density, cost of ownership, and reliability FE-SPL method is considered as a promising candidate for a widespread use in device prototyping or template fabrication for nanoimprint lithography (NIL). Several hybrid lithographic tip-based patterning methods have been developed using: (i) force induced interactions such as plowing 2 , nanografting 3 , and atomic manipulation 4 ; (ii) heat-induced thermomechanical 5 or thermochemical 6 interactions; (iii) electric-field-induced interactions such as electrochemical modification or deposition 7 , and resist exposure applying lowenergy electrons 8 . Scanning Tunneling Microscope based surface patterning experiments have shown the potential of atom manipulation 9 and the utility of the probe as a local miniature emission source for exposure of various resist materials 10 . During the last decade, remarkable developments in lithography with unique resolution capabilities have been demonstrated 11 . These tip-based technologies can enable a range of innovative nanoscale devices to be made and have introduced a number of new nanotechnology-based products to the market. For these devices to become the basis for high value nanoelectronic technology, lithographic methods must be established which can efficiently produce systems that integrate together billions of nanoscale devices with dissimilar functions 12 . Currently sub-10nm lithography such as those demonstrated in the semiconductor research laboratories will not be economical at these scales and throughput; radically new mass production techniques are needed. To address this need, we use a mix&match technology for fabrication of highperformance nanoimprint lithography templates for high-throughput production 13, 14 . Thereby, all larger non-CD features are defined by electron beam lithography (EBL) and, in a subsequent lithography step, all CD features (below 20 nm) are written by closed loop FE-SPL. In this paper we present results from the fabrication of nanoscale features and devices by FE-SPL and high-resolution pattern transfer using reactive plasma etching at cryogenic temperatures. As a demonstrator of the success of this process chain, we have fabricated single electron transistors, which were shown to operate at room temperature.
EXPERIMENTAL DETAILS
The scanning probe lithography experiments were carried out with a dedicated FE-SPL tool, shown in Fig. 1 , which is operated in well controlled ambient conditions with relative humidity (30% ± 10%) and room temperature (21° ± 2°C lithography, electrons are emitted from a sharp tip of a scanning probe (Fig. 1b) due to a bias voltage between tip and sample (<100V). The emission process thereby follows the Fowler-Nordheim dependency. Thus, the emission current can be regulated by changing the distance between tip and sample or the bias voltage. Since the tip-sample distance is in the range of 10-100nm and the mean free path of the electrons in air is >100nm, the system can be operated at ambient conditions without the requirement for a vacuum environment. The emitted electrons are used to expose ultrathin resist layers with typical thicknesses in the range of 5-20 nm. The energy of the electrons is in the range of several 10eV, which is comparable 
µm
after development of the exposed structures, as shown in Fig. 2 (a) -(c). Furthermore, FE-SPL provides a self-development positive tone mode, for which resist material is removed without the requirement of a development step (see Fig. 2c ). The exposure dose, i.e. the lithography current divided by the writing speed, acts as a switch between the different lithographic tones. The most frequently selected resist for FE-SPL is calixarene 1 , offering high-resolution patterning due to its small molecule size and low surface roughness. Furthermore, for non-conducting samples, the conducting resist P3HT can be used, which, in this case, enables a conducting pathway for the emission current. Thus, there are no restrictions for the applicability of FE-SPL regarding the conductivity of the samples. Resistless lithography is enabled if FE-SPL is used to oxidize the sample (e.g. Cr, W). For high resolution lithography and imaging, tip shape and tip radius become crucial. In both cases, resolution is determined primarily by the sharpness of the tip. The tip-radius of curvature is approximately 5 nm (see Fig. 3b ), enhancing the resolution capability for imaging and lithography significantly. Furthermore, resolution depends on the exposure dose, i.e. increasing the exposure dose results in larger features. An important advantage in the performance of the FE-SPL technology arises from the fact that the same active-cantilever [ Fig. 3 (a)+(b)] is used for both, direct low-energy Fowler-Nordheim electron exposure of the resist using field emission from the tip and fast noncontact atomic force microscopy (AFM). The active cantilevers are based on well-established thermomechanical actuation principles and a self-sensing scheme, demonstrated and described previously 16, 17 . Cantilever deflection and oscillation amplitude can be precisely controlled by dissipated electrical power within resistors on top of the cantilever (see Fig. 3(a) ). In this way, resonance and static cantilever deflection can be excited 18, 19 . The deflection amplitude of the cantilever vibration as well as the static bending of the cantilever is determined by acquisition of the output signal of integrated piezoresistive deflection sensors 18 . These form an integrated Wheatstone-bridge at the point of highest internal mechanical stress, enabling deflection detection at low thermal noise. To enable both modes, FE-SPL and AFM to be used, two control feedback loops are implemented in the FE-SPL tool and presented schematically in Fig. 1(c) . The closed-loop FE-SPL tool uses the standard dynamic amplitude modulation feedback loop for topographic imaging (AFM). Thereby, the height of the cantilever is regulated by a scanner on the basis of the difference of the oscillation amplitude to a predefined amplitude set-point. The imaging is performed routinely with atomic resolution and employed for pre-and post-inspection. This enables precise pattern overlay alignment and feature stitching 20 , as shown for a representative example in Fig. 4 . For FE-SPL mode, a second independently working feedback loop is used, which regulates the height of the cantilever to maintain the current set-point. To control the electron emission current required for the lithography feedback loop, a two-stage high precision current-to-voltage (IV)-converter with subsequent amplification stage was developed. The low-noise preamplifier is characterized by a transfer function of 5V/nA and 0.07 pA noise level at 1.5 kHz bandwidth.
The active cantilever approach facilitates the implementation of a compact, table-top scanning probe lithography tool (see Fig. 1 ). Scanner with 10 × 10 μm 2 or 200 × 200 μm 2 scan area can be used. To reduce thermal drift and enable a high mechanical stability, the top scanner is mounted on a cross-beam suspension made from granite. While AFM imaging is used for precise positioning and alignment, a camera mounted on top of the system is used for coarse positioning by optical navigation. To enable an increased patterning area of up to 100 × 100 mm 2 , a step-and-repeat function is implemented, with a) b) ) The combination of high resolution non-contact AFM imaging (used also for pattern inspection and placement) with high resolution low energy electron exposure makes the FE-SPL-tool irreplaceable for many nano-lithographic applications. A precise overlay alignment without the requirement of marks is possible. The minimization of thermal drift effects is achieved by keeping the sample in the tool for sufficient time before processing to reach thermal equilibrium and by reducing the time between AFM navigation and exposure using a fast switching principle. The mechanical drift of the piezo-stack stage is compensated due to measuring the placement of the features shortly before exposure. The simplicity, controllability, and reproducibility of the combination of these methods (FE-SPL, AFM) are enabling a new perspective to be opened for the easy fabrication of beyond CMOS devices, with the added attraction of not requiring a high capital investment.
PATTERN TRANSFER BY CRYOGENIC ETCHING
In terms of FE-SPL we require resist layers in the range of 10 nm in order to be able to generate single nano digit features. Herein, the challenge is associated with the transfer of features into silicon giving practical selectivities, process control and etching depths for device manufacturing. For pattern transfer in the nanoscale range, a cryogenic etching procedure is used. This process, which had been introduced by Tachi et al. 21 , then followed by many studies [22] [23] [24] , revealed enhancements compared to the standard reactive ion etching at room temperature. Figure 5 . Demonstration of the basic principle of ions and radicals involved in cryoetching of Si using SF6/O2 gases with the accompanying side wall passivation [from 25 ].
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Facetting Microtrenching Figure 5 depicts the principle of cryogenic etching. Basically, the idea of cryogenic etching is to use the effect of ionized feed gases at low substrate temperatures 26 . Here, SF6/O2 gases at cryogenic temperatures are used, which are typically applied for deep anisotropic etching of silicon. Due to the exposure to fluorine, silicon is chemically etched and volatile products are generated. In 1991, Winters and Plumb 27 found the primary products SiF4, Si2F6 and Si3F8, with SiF4 as the main product. In their studies, they found no evidence of SiF2 being a prior product at room temperature. However, other groups, have concluded that while SiF4 was the main product, they also found a significant amount of SiF2 in the gas phase 28, 29 . This disagreement is still not resolved; hence further studies are needed to answer this question 30 . Whether or not SiF2 is an etching product, the resulting etching behavior of silicon by pure fluorine feed gases is isotropic, thus not feasible for pattern transfer at the nano scale. By the addition of oxygen to the gas mixture, recombination of Si, O, and F becomes energetically favorable and SiOxFy molecules are created. This polymer is volatile at room temperature. By lowering the temperature below -100 °C, the sticking probabilities of the reactants increase and enable the formation of a polymeric layer of SiOxFy on the silicon surface 31 . This protection layer hinders the fluorine from attacking the Si. Due to the condensation of Si2F6 on the silicon surface, the spontaneous etching of Si by fluorine is blocked at temperatures lower than -196°C 32 , setting a lower limit for the practically usable temperatures. The typical substrate temperature range used for cryogenic etching is between -100 °C to -140 °C 26, 31 . At this point etching would be expected to stop as a result of the passivation layer (SiOxFy), since it prevents further etching in both vertical and horizontal direction. To circumvent this, sputtering is applied in addition to the chemical etching. Therefore, a voltage difference between plasma bulk and sample surface is used, which triggers ions from the plasma to be accelerated straight towards the sample. Depending on the actual process conditions, the energy of these ions is in the range of a few tens of electron-volts 33 , which is enough energy to remove the passivation layer on the horizontal silicon surface by the impinging ions. Due to the glancing angle of incidence on the feature sidewalls, there is low or no sputtering of the vertically deposited passivation layer. Additionally, the physical sputtering due to the ion bombardment also prevents the growth of an inhibitor film. Thus, fluorine can react spontaneously with silicon on the bottom of the feature, forming volatile SiF4 molecules which desorb from the surface. As a result of these processes, the etching proceeds only in vertical direction (ion bombardment direction) and an anisotropic profile can be achieved 31, [33] [34] [35] [36] . Furthermore Mellaoui et al. 37 have demonstrated that after a temperature increase, the previously non-volatile SiOxFy becomes volatile and leads to smooth silicon sidewalls. Thus, cryogenic etching allows precise pattern transfer for sub 20 nm features with high aspect ratio. Variations of cRIE include e.g. a chopping-mode using SF6 and O2 for even higher aspect ratios and a generation of passivation layer by the injection of SiF4 and O2 to the gas chamber 38, 39 . Basically, reactive ion etching at cryogenic temperature suffers from the same effects, when it comes to high aspect ratio etching (aspect ratios >3:1). Figure 6 depicts the most significant of these aspect ratio dependent effects (ARDE), namely, RIE-lag, bowing (barreling), facetting and microtrenching. These effects are caused by several mechanisms, such as ion and kinetic neutral flux, electron shading, and transport and depletion of chemical etch and inhibit reactants. For further information and details about ARDE see 31, 40 . The etching recipe is as follows: 10 sccm SF6, 2 sccm O2, process pressure 5 mTorr. A DC bias voltage of 70 V and an RF power of 11 Watt are kept constant. The wafer is fixed to the temperature-adjusted lower electrode with the substrate temperature being -120°C. The anisotropic etching behavior of this recipe was demonstrated in a previous publication 1 . Utilizing the recipe previously mentioned, a resist-to-silicon selectivity of ~ 1:4 is obtained and combined with the anisotropic behavior, enables nano scale structures to be transferred into silicon by the use of 10 nm resist. Figure 7 shows examples of nanoelectronic devices fabricated by FE-SPL and cRIE. The dramatic improvements in speed, complexity and packing density, achieved through reduced device dimensions and new device structures, have enabled CMOS-based devices to meet the evolving requirements of integrated circuits for over 40 years. However, as minimum feature sizes have decreased and are targeted to fall < 10 nm and beyond 41 , crucial c) , which have created alternative fabrication routes for 'beyond CMOS' <10 nm electronic device structures. At the same time, challenging barriers are encountered in device physics, which have led to new structures 47, 48 . However at scales < 10 nm, quantum effects are increasingly likely to influence adversely the behaviour of all these devices. For example, the operation of a nominally 'classical' Fin-FET, with a fin only ~ 4 nm wide, has been shown to be fundamentally limited by quantum confinement 49 . Although some researchers are exploring new materials such as or III-V and III-V on silicon 50 graphene 51 , MoS 2 52 , there will be significant manufacturing problems with the inclusion of these technologies into any existing product line.
FABRICATION OF SINGLE ELECTRON DEVICES
Hence there are compelling reasons to establish new Si-based and CMOS compatible devices that can work at these dimensions. Fortunately at dimensions < 5 nm, quantum effect devices such as single-electron (SE) devices in silicon [53] [54] [55] look increasingly attractive. To observe these single electron effects, small silicon islands with diameters less than 10 nm have to be generated 56 to produce quantum dots (QDs). These can be obtained by direct lithographic definition of the silicon island or by the point contact approach, whereby the point contacts are defined, and are then reduced in size by geometric controlled oxidation 56, 57 . Here, the second approach is followed. The SE devices were made on SOI wafer with a highly (~ 10 20 /cm 3 ) n-doped, ultrathin (12 ± 1 nm) silicon layer on top of a 25nm thick buried oxide layer. Contact pads and an area for device definition were defined by optical lithography and etching. Point contacts were defined as trenches into a 9-15 nm thick resist layer (AZ Barli or calixarene) by FE-SPL. The resist pattern was transferred into silicon using a SF6/O2 plasma with gas flows of 10 and 2.5 sccm respectively, using cryo-etching with the sample cooled to -120°C and a process pressure of 5 mTorr. AFM measurements were made prior to and post etching to control and optimize the process. After resist removal, a geometrically controlled oxidation step took place for quantum dot definition, as described in 56. Using photolithography and etching, patterning and point contact SET. Figure 8 Electrical characterization was performed using an Agilent 4155B parameter analyzer. Figures 9(a)-(d) show the corresponding drain-source conductance (gds) characteristics. The evidence for SET behavior of these devices at RT is seen in Fig. 9 Fig. 9(d) ] the characteristics become more symmetrical. In this case, multiple conductance peaks [arrowed in (h)] are observed. By using the position of the first step, one can calculate the charging energy to be ~0.17eV and a quantum dot diameter of ~2 nm.
SUMMARY & CONCLUSION
In this paper we have demonstrated the promising combination of FE-SPL based high-resolution lithography with anisotropic resolution-preserving reactive ion etching at cryogenic temperature for the fabrication of nanoelectronic devices. Thereby, the active scanning probes used for FE-SPL are not only applied for lithography, but also for imaging and probing of the surface before and immediately after scanning probe patterning, enabling feature inspection, stitching and high accuracy overlay alignment. With these, atomic resolution at a low thermal noise floor is obtained routinely. The active cantilevers have enabled a compact system, suitable for the integration into a table-top scanning probe lithography tool to be realised. To demonstrate the capabilities of this nanofabrication method for single electron transistors were created by FE-SPL, cRIE and controlled oxidation. Electrical characterization of these devices revealed single electron effects at room temperature. d)
The combination of these techniques with high-throughput methods such as nanoimprint lithography could enable a fast and reproducible process chain for the routine fabrication of nanoelectronic, 'beyond CMOS' devices for the next generation electronics. Thereby, due to the merits of ambient condition operation, imaging and inspection capabilities, and throughput, FE-SPL could be the shortest way to get access to diverse single electron devices without employing capital equipment. Thus, the miniaturization of electronics to the single digit nanometer range and the possible use of SETs as a sensor of Q-bits in quantum computing becomes more possible.
